Our project

• Target: Actel's RTSX72SU (Rad Tolerant)

  • Small area
  • No BRAMs => only iterative methods
  • Tested using Xilinx FPGAs => portable VHDL
  • No embedded multipliers

• Fixed point (34 unsigned + 7 decimal)

• log10